DPP/jab 1011-67730 243108

EXPRESS MAIL LABEL NO. EV339204714US
DATE OF DEPOSIT: (26), 23, 2004

- 38 -

## MEMORY RE-IMPLEMENTATION FOR FIELD PROGRAMMABLE GATE ARRAYS

## **Abstract of Disclosure**

5

10

Memory modules implemented on an FPGA device are re-implemented to improve the performance of the device, such as to reduce logic delays. One or more logic blocks of the FPGA device that realize the logic function of a memory module or portion of a memory module are desirably selected. Based on the outcome of a timing analysis, the most critical signal pin of the selected logic blocks may be identified. Methods of deriving the memory module re-implementation for various types of the most critical pins are disclosed. Procedures are described for integrating physical timing analysis, memory transformation, placement, and routing, as well as for the selection of logic blocks for re-implementation.

15